Abstract of the Disclosure

A conjugate processor includes an instruction set architecture (ISA) visible portion having a main pipeline, and an h-flow portion having an h-flow pipeline.

- The binary executed on the conjugate processor includes an essential portion that is executed on the main pipeline and a non-essential portion that is executed on the h-flow pipeline. The non-essential portion includes hint calculus that is used to provide hints to the main pipeline. The conjugate processor also includes a conjugate mapping table that maps triggers to h-flow targets. Triggers can be instruction attributes, data attributes, state attributes or event attributes. When a
- instruction attributes, data attributes, state attributes or event attributes. When a trigger is satisfied, the h-flow code specified by the target is executed in the h-flow pipeline.

"Express Mail" m	nailing label :	number: .	FI 584 2096	102US
Date of Deposit:		JU 30	2000	
hereby certify that t	this paper or fee	e is being d	eposited with the	
United States Postal S				•
service under 37 CF addressed to the Ass				
Washington D.C. 20	1231			
Printed Name: _	Shawi	1 Hisc		
Rianaturo:	71	14.		